



## UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO
10/046,772	01/17/2002	Young-Ki Kim	6192.0249.AA 2680 EXAMINER	
75	90 12/27/2004			
McGuire Woo	ds		NGUYEN, JI	NNIFER T
Suite 1800 1750 Tysons Boulevard		· ART UNIT	PAPER NUMBER	
McLean, VA 22102-4215			2674	

DATE MAILED: 12/27/2004

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application	ı No.	Applicant(s)		
Office Action Summary		10/046,772	10/046,772 KIM, YOUNG-KI			
		Examiner		Art Unit	<del></del>	
		Jennifer T N	lguyen	2674		
 Period for	The MAILING DATE of this communicati	ion appears on the	cover sheet with the c	orrespondence address		
A SHO THE M Extensi after SI - If the pe - If NO pe - Failure Any rep	RTENED STATUTORY PERIOD FOR AILING DATE OF THIS COMMUNICATION ons of time may be available under the provisions of 37 X (6) MONTHS from the mailing date of this communication of the provision o	TION. ' CFR 1.136(a). In no ever ation. ys, a reply within the statut y period will apply and will by statute, cause the applic	t, however, may a reply be tim ory minimum of thirty (30) days expire SIX (6) MONTHS from ation to become ABANDONE	ely filed s will be considered timely. the mailing date of this communication. O (35 U.S.C. § 133).		
Status			•			
2a)□ T 3)□ S	Responsive to communication(s) filed on this action is <b>FINAL</b> . 2b) ince this application is in condition for a losed in accordance with the practice upon the condition for t	☑ This action is no allowance except f	n-final. or formal matters, pro			
Dispositio	n of Claims					
4; 5)⊠ C 6)⊠ C 7)□ C	Claim(s) 1-4,6-8 and 11-20 is/are pendinal Of the above claim(s) is/are with Claim(s) 8,11 and 12 is/are allowed. Claim(s) 1-4,6,7,13-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction	vithdrawn from con	sideration.			
Applicatio	n Papers					
10)□ TI A F	the specification is objected to by the Extended to he drawing(s) filed on is/are: a) applicant may not request that any objection deplacement drawing sheet(s) including the he oath or declaration is objected to by	accepted or b)  n to the drawing(s) be correction is require	held in abeyance. Seed if the drawing(s) is obj	e 37 CFR 1.85(a). ected to. See 37 CFR 1.121(d).		
Priority un	der 35 U.S.C. § 119					
<ul> <li>12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).</li> <li>a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents have been received.</li> <li>2. Certified copies of the priority documents have been received in Application No.</li> <li>3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).</li> <li>* See the attached detailed Office action for a list of the certified copies not received.</li> </ul>						
Attachment(s	•		A) 🗆 (***** **** **** **	(pto 44.2)		
2) Notice 3) Informa	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO- ation Disclosure Statement(s) (PTO-1449 or PTC No(s)/Mail Date	948) D/SB/08)	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:			

Art Unit: 2674

## DETAILED ACTION

1. This Office action is responsive to amendment filed on 09/21/2004.

## Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-4, 6, 7, and 14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Jeong et al. (U.S. Patent No. 6,271,816) in view of Ozawa (Patent No.: 6,670,953).

Regarding claims 1 and 14, referring to Figs. 1A, 2C, and 2G, Jeong teaches a liquid crystal display, comprising: a liquid crystal panel including a plurality of gate lines (R0, R1), a plurality of insulated data lines (C0, C1) crossing the gate lines (R0, R1), and a plurality of first thin film transistors (106) each having a gate electrode connected to a gate line (R0) and a source electrode connected to a data line (C0), and a drain electrode connected to a liquid crystal capacitor; a gate driver (102) for sequentially supplying a gate-on voltage to the gate lines (R0, R1) for turning on the thin film transistors (106); a data driver (104) for applying a data voltage to the data lines (C0, C1); a data line sharing switch having a plurality of switching devices (112), each of which formed between the adjacent data lines (C0, C1); and a sharing signal generator for outputting a sharing control signal (i.e., neutralizer enable) for turning on the switching devices (112) to connect the adjacent data lines (col. 1. lines 10-67, col. 5, lines 1-67, and col. 6, lines 1-31).

Art Unit: 2674

Jeong differs from claims 1 and 14 in that he does not specifically teach the first thin film transistors are disposed between the data line sharing switch and the data driver. However, referring to Fig. 1, Ozawa teaches first thin film transistors are disposed between the data line sharing switch (T7a-T7c) and the data driver (i.e., a data driver includes a shift register 7) (col. 7, lines 16-34). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the thin film transistors are disposed between the data line sharing switch and the data driver as taught by Ozawa in the system of Jeong in order to simplify the design of the display circuit.

Regarding claim 2, Jeong further teaches the data line sharing switch is formed on the liquid crystal panel (col. 1, lines 16-67 and col. 6, lines 24-31).

Regarding claim 3, Jeong also teaches that the switching devices (112) are second thin film transistors (col. 5, lines 35-36).

Regarding claim 4, Jeong further teaches the second thin film transistors (112) are manufactured by the same process as the first thin film transistor (106) (Fig. 1A, col. 5, lines 1-67, col. 6, lines 1-31).

Regarding claim 6, Jeong further teaches the sharing signal generator applies a sharing signal pulse (i.e., neutralizer enable) for sharing the data lines (C0, C1) between the gate-on voltages applied to adjacent gate lines respectively (col. 5, lines 1-67, col. 6, lines 1-31).

Regarding claim 7, Jeong teaches the sharing signal generator applies a sharing signal pulse for sharing the data lines (C0, C1) after the voltage applied to the previous gate line turns to a gate-off voltage (col. 5, lines 1-67, col. 6, lines 1-31).

Art Unit: 2674

4. Claims 15-18 and 20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Negishi et al. (Patent No.: 5,907,314) in view of Wright (EP 0 315 365).

Regarding claims 15-18 and 20, referring to Fig. 4, teaches a liquid crystal display (1), comprising: a liquid crystal panel including a plurality of gate lines (X1-Xn), a plurality of first and second data lines (Y1-Yn and (Y11-Ynn), and a plurality of first and second thin film transistors (5a) each having a gate electrode connected to a gate line (i.e., X1), a source electrode connected to a data line (i.e., Y1), and a drain electrode connected to a liquid crystal capacitor (5b); a gate driver (10) for sequentially supplying a gate-on voltage to the gate lines for turning on the first and the second thin film transistors; a first data driver (12) for applying a first data voltage to the first data lines; a second data driver (13) for applying a second data voltage to the second data lines (col. 11, line 8 to col. 12, line 33).

Negishi differs from claims 15-18 and 20 in that he does not specifically teach a first data sharing switch having a plurality for first switching devices, each of which formed between the adjacent first data lines; a second data line sharing switch having a plurality of second switching devices, each of which formed between the adjacent second data lines; and a sharing signal generator for outputting a first sharing control signal for turning on the first switching devices to connect the adjacent first data lines and a second sharing control signal for turning on the second switching devices to connect the adjacent second data lines, wherein the first thin film transistors are disposed between the first data line sharing switch and the first data driver, and the second thin film transistors are disposed between the second data line sharing switch and the second data driver. However, referring to Fig. 1, Wright teaches a first data sharing switch having a plurality for first switching devices (17-19), each of which formed between the adjacent first data lines

Art Unit: 2674

(2a-4a); a second data line sharing switch having a plurality of second switching devices (20-22). each of which formed between the adjacent second data lines (2c-4c); and a sharing signal generator (not shown) for outputting a first sharing control signal for turning on the first switching devices (17-19) to connect the adjacent first data lines and a second sharing control signal for turning on the second switching devices (20-22) to connect the adjacent second data lines (col. 2, line 48 to col. 3, line 35). Although Wright does not specifically teaches the first thin film transistors are disposed between the first data line sharing switch and the first data driver, and the second thin film transistors are disposed between the second data line sharing switch and the second data driver. Wright teaches first data line sharing switch and the second data line sharing switch disposed between two sub panels (Fig. 1) and Negishi teaches the upper driver circuit and lower driver circuit of two sub panels (Fig. 4). Therefore, it would have been obvious to obtain the first thin film transistors are disposed between the first data line sharing switch and the first data driver, and the second thin film transistors are disposed between the second data line sharing switch and the second data driver in order to drive the display panel more efficiently. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the first data line sharing switch and the second data line sharing switch as taught by Wright in the system of Negishi in order to provide an LCD for charging each data line for the LCD to sufficient voltage level, resulting high quality image display.

5. Claim 13 is rejected under 35 U.S.C. 103(a) as being unpatentable over Jeong et al. (U.S. Patent No. 6,271,816) in view of Ozawa (Patent No.: 6,670,953) and further in view of Johnson et al. (Patent No.: US 6,304,254).

Art Unit: 2674

Regarding claim 13, the combination of Jeong and Ozawa differs from claim 13 in that it does not specifically teach the first and second thin film transistors comprise amorphous transistor. However, referring to Fig. 1, Johnson teaches the thin film transistors (3) comprise amorphous transistor (col. 3, lines 38-41). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the thin film transistors comprise amorphous transistor as taught by Johnson in the system of the combination of Jeong and Ozawa in order to provide a semiconductor layer with simple fabrication processes and high driving capacity.

6. Claims 19 is rejected under 35 U.S.C. 103(a) as being unpatentable over Negishi et al. (Patent No.: 5,907,314) in view of Wright (EP 0 315 365) and further in view of Johnson et al. (Patent No.: US 6,304,254).

Regarding claim 19, the combination of Negishi and Wright differs from claim 13 in that it does not specifically teach the first and second thin film transistors comprise amorphous transistor. However, referring to Fig. 1, Johnson teaches the thin film transistors (3) comprise amorphous transistor (col. 3, lines 38-41). Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the thin film transistors comprise amorphous transistor as taught by Johnson in the system of the combination of Negishi and Wright in order to provide a semiconductor layer with simple fabrication processes and high driving capacity.

- 7. Claims 8 and 11-12 are allowed.
- 8. Applicant's arguments with respect to claims 1-4, 6-8, and 11-20 have been considered but are most in view of the new ground(s) of rejection.

Art Unit: 2674

## Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to **Jennifer T. Nguyen** whose telephone number is **703-305-3225**. The examiner can normally be reached on Mon-Fri from 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, **Richard A Hjerpe** can be reach at **703-305-4709**.

Any response to this action should be mailed to:

Commissioner of Patents and Trademarks

Washington, DC. 20231

Or faxed to: 703-872-9306 (for Technology Center 2600 only)

Hand-delivered responses should be brought to Crystal Park II, 2121 Crystal Drive, Arlington, VA, sixth-floor (Receptionist).

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the Technology Center 2600 Customer Service Office whose telephone number is 703-306-0377.

JNguyen 12/15/2004

REGINA LIANG PRIMARY EXAMINER